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(a) Shift in gate drive strength (b) Shift in logic threshold voltage Th2
Fig. 2. Examples of process variation induced behaviour
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GDSS gate drive strength shift LTVS logic threshold voltage shift
TABLE I
LOGIC BEHAVIOURS FOR THE 3 SCENARIOS
detectable defect resistance respectively, [10], [11]. We inves-
tigated, using SPICE simulations, the behaviour of resistive
bridges in the presence of process variation. In this section,
we present a brief review of the ﬁndings. The interested
reader is referred to [1] for more details. It was found that
variation in parameters such as VT, W, L and TOX affect
the following two gate parameters: gate drive strength and
logic threshold voltage (Th). These two parameters inﬂuence
the behaviour of resistive bridges and the subsequent logic
values as can be seen from Fig 2. Fig. 2(a) shows the increased
voltages on the bridged nets due to a process variation induced
change in the gate drive strength of the gate that drives net A
(Fig. 1(a)). A new logic behaviour BH4 is introduced, which
did not occur in the nominal case (Fig. 1(b)). Similarly, we
investigated the impact of logic threshold shift on resistive
bridges. Fig. 2(b) shows how a process variation induced
increase on Th2 induces two new logic behaviours, BH5 and
BH6. This shows that a process variation changes the logic
behaviour of a bridge. If the fanout increases, so does the
number of variation induced logic faults. Process variation
induced logic faults can become test escapes, i.e. undetected
faults that correspond to loss of defect coverage. Table I
illustrates this using the logic behaviours from Fig. 1(b),
Fig. 2(a) and Fig. 2(b). Faulty values are marked ’×’ and
fault-free ’
√
’. Consider the nominal scenario. Test generation
without consideration of process variation would propagate the
fault effect through input 1, because Th1 sees faulty Logic-0
for all the logic behaviours BH1, BH2 and BH3 of the nominal
scenario (underlined). That means that logic behaviours BH4
and BH6 are test escapes, since they cannot be detected
through input 1. This shows that process variation causes test
escapes.
DC(b,c,T) =
 CADI(b,c,T) 
 GADI(b,c) 
(1)
III. TEST ROBUSTNESS
This section is a review of test robustness [1], a metric for
quantifying the impact of process variation on test quality.
The inﬂuence of process variation is modelled by a Parameter
Value Conﬁguration (PVC), which is a set of parameter values
that are inﬂuenced by process variation, i.e. values for the
µ σ µ σ µ σ
L 45nm 5nm TOXN 17.5˚ A 1.5˚ A VTHN 0.471V 0.045V
W * 5nm TOXP 18.5˚ A 1.5˚ A VTHP -0.423V 0.045V
* depends on gate Vdd 0.878V 0.022V
TABLE II
VARIED PROCESS PARAMETERS
gate drive strengths and the logic threshold voltages. A PVC
c is used to consider the inﬂuence of process variation on a
particular unit-under-test, by defect coverage Eq. 1 and by the
probability P(c) for the PVC to occur, which varies with the
values for the gate drive strengths and logic threshold voltages.
To calculate the robustness of a test set T, Eq. 2, a Monte-
Carlo simulation is performed for a set of PVCs. Here PP
is the set of PVCs and while considering a PVC c ∈ PP,
DC(b,c,T) is the defect coverage for bridge b and P(c) is the
probability for PVC c. The denominator in Eq. 2 adjusts so that
full robustness has the value of one. Experiments have shown
that Eq 2 is a useful metric for test quality in the presence of
process variation [1]. For a set of bridges B, we calculate the
weighted average test robustness WA using Eq. 3 to account
for the probability of getting a bridge defect for each bridge
location. Here w(b) corresponds to the defect probability for
bridge b, deﬁned so that
P
b∈B w(b) = 1.
Robustness(b,T) =
P
c∈PP P(c)   DC(b,c,T))
P
d∈PP P(d)
(2)
WA(T) =
X
b∈B
Robustness(b,T)   w(b) (3)
As a pre-step to test robustness calculation, a Monte-Carlo
simulation is performed. In this process, we compute the
logic threshold voltage for each gate input, while varying IC
parameters with mean (µ) and standard deviation (σ) values
according to Table II. From simulation, we get the mean (µTh)
and standard deviation (σTh) of the logic threshold voltage for
each gate input in the gate library. The µTh and σTh values
are used to generate PVCs. 11% to 15% standard deviation
(σ(Th)) was observed for the logic threshold voltages. Table II
is based on data for relevant parameters based on [14]–[16]
and 45nm transistor models from [17]. To account for voltage
drop in practise, Vdd is varied by 2.5% (0.022V) around
0.878V for a 0.9V nominal Vdd. A standard deviation of 5nm
is assumed for the transistor length (L) and width (W) due
to line edge roughness affecting the geometry of fabricated
transistors [15]. For the thickness of the gate oxide, TOX, 1.5
standard deviation reﬂects the thickness of one atom layer.
For the transistor threshold voltage, VT, 0.045V standard
deviation was chosen for random dopant ﬂuctuations based
on [16]. Gaussian distribution was used to approximate these
variations, supported by observations in [16] and practice
in [15]. In this study, the variation on VT, W, L and TOX
is assumed to be independent between transistors for the
following reasons. The effect of random dopant ﬂuctuations on
VT is independent between transistors because of the random
number and location of dopant atoms [16]. With respect to W
and L, it was observed in [18] that there is no correlation on W
and L across transistors due to line edge roughness. Further,
we have performed Monte-Carlo simulation with and without
W and L correlation and it was found that the simulation